

Thermal Testing on Reconfigurable Computers

Sergio Lopez-Buedo, Javier Garrido, and Eduardo Boemo

Universidad Autónoma de Madrid

Ring-oscillators are useful to monitor the thermal status of reconfigurable computers. No analog parts exist, and the sensors can be dynamically inserted, moved, or eliminated.

■ The exhaustive changes of the hardware context in configurable computing machines increase the risk of configuration errors and signal contentions—two situations that produce erroneous processing, reduce system life, or even cause permanent system damage. Excessive chip heat can also be caused by the peculiarities of a machine configuration: Fine-grain pipelined data paths, heavily loaded buses, or high off-chip capacitance can lead to an unforeseen power overhead. Consequently, the designers of configurable computing machines can detect several failures by adding some thermal monitoring mechanisms.

For years, temperature has been a primary parameter of hardware debugging techniques. In the past, low temperature identified bad vacuum tubes. Today, burning ICs points to potential problems. Even in the era of complex instrumentation, hardware designers keep the habit of detecting faulty circuits by touching the chip packages. In this way, the increasing tendency to include temperature sensors on current electronic systems has been a natural step. The concept of thermal testing, introduced in Székely et al.,¹ is now incorporated into several electronic products. For instance, thermal protections have been adopted in commercial configurable computing machine boards,^{2,3} and two pins connected to an internal diode have been

recently included in a new FPGA series to sense junction temperature.⁴ Finally, semiconductor manufacturers are offering complete families of chips to control temperature on PC boards.⁵

An important difference between PC boards and reconfigurable systems is that in the latter, the processing tasks are dynamically distributed between several chips that change their functionality at the hardware level. As a consequence, the detection of hot spots requires sensing the temperature in each IC in the system. However, if the machine is large, using classic thermal transducers is impractical. Thermocouples, thermistors, or integrated sensors require both extra wiring and hardware that must be immune to the influence of the high-frequency signals usually existing in the machine. Moreover, the designer must pay attention to details like sensor positioning, thermal coupling, or analog instrumentation. The implementation of on-chip sensors is an alternative to avoid several of these inconveniences, but the main techniques⁶ require a full-custom chip redesign. Thus, the question is how a system designer can insert thermal sensors inside commercial reconfigurable chips. This article explores three straightforward ways to solve this problem: to construct ring-oscillators, to use built-in oscillators available on many FPGAs, and, finally, to reuse the I/O pad clamping diodes for thermal purposes.

Some on-chip, end-user-oriented alternatives to thermal testing

It is well-known that microelectronic delays increase with temperature. As a consequence, a way to measure chip heating is to construct an oscillator and calibrate its output drift in

MHz per °C or °F, an idea originally proposed in Quenot et al.⁷ This solution establishes a natural link between temperature (an analog magnitude) and FPGAs (digital chips) through the only analog magnitude that can be directly measured by a digital circuit: the frequency.

A direct way to get frequencies in FPGAs is to map a ring-oscillator. A ring-oscillator consists of a feedback loop that includes an odd number of inverters needed to produce the phase shifting that maintains the oscillation (Figure 1). The resulting period is twice the sum of the delays of all elements that compose the loop. The inversions can be done using the look-up tables (LUTs) of the configurable logic blocks (CLBs) or the programmable inverters included in the I/O blocks (IOBs) of the FPGA. In any case, it is useful to insert an external signal to open the loop, as well as an output buffer to prevent frequency variations due to different loads.

The advantages of oscillators as thermal transducers are multiple:

- They can be easily implemented with few chip elements.
- Some FPGA families include built-in oscillators.
- Like other on-chip sensors, the junction temperature instead of the package temperature is measured.
- All signals are digital; thus, they can be processed using the general resources of the board.
- The sensors are small: Practical circuits use two logic blocks, and a minimum-size sensor can be fitted in just an I/O block.
- A sensor or even an array of them can be placed in any position of the chip, making possible the construction of a thermal map of the die.
- The sensors can be dynamically inserted, moved, or eliminated.

During a discussion on an Internet newsgroup, Peter Alfke suggested another ingenious alternative to determine chip temperature: measure the junction forward voltage of the clamping diodes located in the FPGA pads.⁸ This technique lets the designer obtain free, small, and abundant on-chip thermal sensors




Figure 1. A ring-oscillator scheme.




Figure 2. Bottom IOB clamping diode as thermal sensor.

at the cost of some external analog circuitry and only one I/O pin. The method, also mentioned in Dewey and Emerald,⁹ is based on the voltage–current relationship in an ideal diode:

$$I = I_s \left(e^{qV/kT} - 1 \right)$$

I_s includes six parameters that depend on the temperature and nearly determine the overall thermal characteristics of the junction. In short, for a fixed diode voltage, the current rises almost exponentially with T ; meanwhile, for a fixed current, the voltage across the junction diminishes almost linearly with T .¹⁰ Practical applications^{11,12} have used the second operation mode. The main advantage of the diodes as thermal transducers is their low sensitivity to power supply variations. Figure 2 shows a sim-




Figure 3. Layout of ring5.




Figure 4. Array of identical sensors situated in the die corners, named counterclockwise ring5 (top left) to ring8. The relationship between chip area and sensor size can be observed.

simplified structure of an I/O pad and the measurement scheme utilized in this work: A current sink circuit fixes 5 mA in the lower diode (the pad output buffer must be tristated). A refinement of this experiment should embrace different diode currents in order to select the biasing that produces the most linear response.¹³

Some test circuits

Ring-oscillators can be manually constructed or use a standard automatic partitioning, placement, and routing design flow. In the last case, the designers must include high-level directives to avoid the simplification of an even number of inverters during the compilation process. It is also useful to fit the inverters in distant LUTs to increase wiring delays. Note that unusually in digital design, the goal here is to decrease the operation frequency in order to minimize the problems related to self-heating, power consumption, and counter size.

In this article, we selected an array of four identical ring-oscillators to illustrate some aspects of thermal testing. Figure 3 depicts a detailed layout of one of them. The oscillators were manually placed and routed using four CLBs to increase their oscillation period. They have an overall loop delay of 35 ns: 23.2 ns corresponding to LUTs and 11.8 ns to wiring. The outputs were buffered (via another CLB) to prevent possible mismatching caused by different output paths. Figure 4 shows the final layout of the array (the picture includes the circuitry situated near the bottom left corner utilized to produce short circuits in pads and internal buffers).

Calibration hints

To perform an accurate sensor calibration, the FPGA samples must be introduced in a temperature-controlled oven (Figure 5). In our case, to save time, a configuration with all the transducers was downloaded, but just one was enabled during its characterization. We measured chip temperature by placing an iron–constantan (Fe–CuNi) thermocouple in the center of the package. A set of long cables (close to one meter) were necessary to externally configure and control the FPGA, as well as to carry the oscillator outputs outside the oven. To prevent excessive power consumption in the sensors due to these high off-chip loads, we inserted a driver (type 74HC125) near the FPGA to isolate the ring outputs from the cables.

A source of error in active thermal transducers is the own sensor dissipation. However, performing the measurements during a short enable window minimizes this problem. In our

case, the oscillator was first left running during 0.2 ms to stabilize the output. Then, we measured the frequency during 4 ms (Figure 6) and stopped the oscillator. The procedure was repeated every 250 ms. Both parameters were obtained empirically, and they should be reviewed in future FPGAs, considering that self-heating effects will be more significant in the next generation of ICs.¹⁴

Figure 7 shows the efficacy of this strategy. The graph superposes the output frequency of ring5 for two different operation modes: windowed enabling and free-running operation. Even though the temperature was held constant to 22°C during the experiments, a frequency drift of more than 129 KHz (equivalent to 2.5°C) appeared in the free-running operation. This effect is negligible in the windowed-enabled mode.

Main characteristics of thermal sensors on FPGAs

Figure 8 (next page) summarizes the main characteristics of the transducers. See our previous experiments on circuits with several LUT/wiring delay ratios as well as different implementation alternatives.^{15,16}

The ring-oscillators exhibit the most linear response in the normal range of temperature operation. Their outputs are situated in an intermediate band of frequencies: between 21 MHz and 27 MHz (Figure 8a). So, their values can be easily managed by a low-cost microcontroller if a prescaler is used. All array sensors have the same temperature variation (-0.20% per °C), but each one runs at a different frequency for a given temperature. The maximum gap between them is about 0.8 MHz, although the outputs of rings 5 and 6 are almost identical.

Figure 8c summarizes an example of the second alternative: the use of the internal oscillator included in the XC4000 series FPGA.¹⁷ In this case, to facilitate the comparison with the CLB-based rings, the 8-MHz output response of the OSC4 cell was calibrated in terms of temperature.

Finally, Figure 8e presents the result of the last option, the IOB diodes. From 20°C to 90°C, the voltage drop ranges between 0.63 mV and 0.55 mV. The average output sensitivity is -0.21% per




Figure 5. Sensor calibration setup.




Figure 6. Windowed-enabled mode.




Figure 7. Self-heating error in ring5 calibration. Short enable window versus continuous operation.

°C. Similar results were obtained for 1-mA biasing. Diodes were less linear than ring-oscillators, but they have an interesting advantage as thermal sensors: Their response is almost independent of power supply variations. In effect, an important




Figure 8. (a), (c), and (e) Thermal response of ring-oscillators, OSC4 cell, and IOB diodes and (b), (d), and (f) their corresponding power supply sensitivity.

parameter of the transducers is the error caused by power supply variations (see Figure 8b, Figure 8d, and Figure 8f). Ring-oscillators exhibit a linear

response in the operation range, but their frequency drift (in percentage of output variation per volt) is important: near 15% per volt (Figure 8b).

The OSC4 cell and the IOB diodes have a lower power supply sensitivity: 3.6% per °C and less than 1%, respectively (see Figure 8d and Figure 8f).

Two examples of thermal testing

To illustrate the sensitivity of the on-chip sensors, we fixed pins 35 and 36 of a XC4005 FPGA to opposite logic levels. Both pins are situated in the bottom left corner, close to ring6. Then, we produced an intentional short circuit between these pins and monitored the array response. The results are summarized in Figure 9a. It shows the normalized frequency of the sensors (with respect to their values at room temperature). In $t = 0$, the short circuit begins, finishing at $t = 25$ sec. An analysis of the data indicates that all frequencies decrease following a second-order exponential; however, the decay is different for each sensor. A peak temperature is detected by ring6: almost 3°C higher than that measured in the opposite corner. The temperatures in the equidistant corners (ring5 and ring7) were almost equivalent. The above experiment was repeated for a short circuit produced in two internal tristate buffers situated near ring6. Even considering the small magnitudes involved in this case, the behavior is similar to that obtained in the previous test (Figure 9b).

Taking into account that chip failures depend on not only the steady-state junction temperature but also the temperature gradients,¹⁸ this experiment also illustrated that the ring-oscillators can be utilized to determine if a significant difference of temperature exists in the die during the operation.

THIS ARTICLE SUGGESTS some ideas to implement an online thermal monitoring strategy on reconfigurable systems. The three alternatives show different advantages. The best results in frequency range, resource occupation, and power supply sensitivity correspond to the built-in XC4000 series oscillator. Meanwhile, CLB-based ring-oscillators can be situated in virtually any position of the chip. Pad diodes are also interesting due to their lower power supply sensitivity.

The sensor calibration procedure can be dropped if the goal is just to detect peak power values. In this case, the adjustment can be done




Figure 9. Normalized response of each sensor (with respect to their frequencies at room temperature) for (a) pad and (b) internal-buffer contentions.

in terms of power consumption by measuring both chip input current and sensor output frequency for each computer configuration and for normal operation. Thus, the correct thermal status of the machine can be described by a range of expected frequency values in each FPGA.

These methods also facilitate the construction of highly reliable systems based on FPGAs. Even considering that the advantages of the thermal deration technique (the lowering of the operating temperature to get an extra margin of safety) is being reviewed,^{18,19} the proposed transducers allow the designers to know the junction temperature T_j for the actual operation conditions. Thus, aspects like the thermal effects of the printed circuit board,²⁰ the chip positioning, the heat produced by neighboring devices, the interferences in the air flow, the humidity, or the details related to the heat sink utilized can be

incorporated into the deration strategy.

Finally, this work opens a new field of application for FPGAs. The reconfiguration capability transforms these devices into a powerful tool for the study of thermal aspects of ICs and packaging, allowing researchers to perform an unlimited number of new experiments. Just the possibility of “moving” the sensors along the die is unthinkable in other VLSI technologies.

References

1. V. Székely, C. Márta, M. Rencz, and B. Courtois, “A New Approach: Design for Thermal Testability (DfTT) of MCMs,” *Proc. MCM Test Workshop*, Napa Valley, Calif., 1995, pp.1-3.
2. Virtual Computer Corp., *VW-300: The Virtual Workbench*, datasheet available at: <http://www.vcc.com>.
3. Giga Operations Corp., *XMOD Features*, 1997.
4. Xilinx Inc., *Virtex 2.5 V Field Programmable Gate Arrays: Advance Product Specification*, May 1999.
5. National Semiconductor, “Sensing and Monitoring for Control and Protection,” *Analog Seminar*, Lit #570141-004, 1999.
6. R. Wolfenbuttel, ed., *Silicon Sensors and Circuits: On-chip compatibility*. London: Chapman & Hall, 1996.
7. G. Quenot, N. Paris, and B. Zavidovique, “A Temperature and Voltage Measurement Cell for VLSI Circuits,” *Proc. European ASIC Conf. Piscataway, N.J.*: IEEE Press, 1991, pp. 334-338.
8. P. Alfke, Contribution to the *Comp. Arch. FPGA Newsgroup*, Apr. 1997.
9. F. Dewey and P. Emerald, “Computing IC Temperature Rise,” Allegro MicroSystems, Inc., 1997. Available at <http://www.allegromicro.com/techpub/an295014.pdf>.
10. P. Gray, D. DeWitt, A. Boothroyd, and J. Gibbons, *Physical Electronics and Circuit Models of Transistors*. New York: John Wiley, 1964.
11. L. Mahalingam, J. Adrews, and J. Drye, “Thermal Studies on PGA Packages for High Density LSI and VLSI Logic Circuits,” *IEEE Trans. Components, Hybrids and Manufacturing Technology*, vol. 6, no. 3, pp.246-256, Sept. 1983.
12. Xilinx Inc., “Packages Thermal Characterization Methods & Conditions,” *The Programmable Logic Databook*, pp. 10-16, 1996.
13. M. Nishiguchi, M. Fujihara, and H. Nishizawa, “Precision Comparison of Surface Temperature Measurement Techniques for GaAs IC’s,” *IEEE Trans. Components, Packaging and Manufacturing Technology*, vol. 16, no. 5, pp. 543-549, Aug. 1993.
14. S. Rzepka, K. Banerjee, E. Meusel, and C. Hu, “Characterization of Self-Heating in Advanced VLSI Interconnect Lines Based on Thermal Finite Element Simulation,” *IEEE Trans. Components, Packaging and Manufacturing Technology, Part A*, vol. 21, no. 3, pp. 399-409, Sept. 1998.
15. E. Boemo and S. Lopez-Buedo, *Thermal Monitoring on FPGAs Using Ring-Oscillators*. Berlin: Springer-Verlag, 1997, pp. 69-78.
16. S. Lopez-Buedo, J. Garrido, and E. Boemo, “Thermal Testing on Programmable Logic Devices,” *IEEE Int’l Symp. Circuits and Systems*, Monterey, Calif., June 1998, vol. 2, pp. 240-243.
17. Xilinx Inc., *Xilinx Libraries Guide*, 1998.
18. M. Jackson, P. Lall, and D. Das, “Thermal Deration—a Factor of Safety or Ignorance,” *IEEE Trans. Components, Packaging and Manufacturing Technology, Part A*, vol. 20, no. 1, pp. 83-85, Mar. 1997.
19. P. Lall, “Tutorial: Temperature as an Input to Microelectronics-Reliability Models,” *IEEE Trans. Reliability*, vol. 45, no. 1, pp. 3-9, Mar. 1996.
20. D. Edwards, “Development of JEDEC Standard Thermal Measurement Test Boards,” *IEEE Trans. Components, Packaging and Manufacturing Technology, Part A*, vol. 19, no. 4, pp. 478-485, Dec. 1996.



Sergio López-Buedo is currently working toward the PhD at the Universidad Autónoma de Madrid, where he is an assistant professor of computer architecture. His current research interests include the design of high-speed FPGA design, low-power techniques, computer arithmetics, reconfigurable systems, and Internet-based EDA tools. He received the telecommunication engineering degree from the Universidad Politécnica de Madrid (Spain) in 1997. He is a member of IEEE.



Javier Garrido is currently a titular professor of computer architecture at the School of Computer Engineering of the Universidad Autónoma de Madrid, Spain. His current research interests are in the areas of semiconductor technologies (such as dielectrics layers and III-V etching). He is also involved in the design of FPGA-based systems and low-power techniques. He received the BSc degree in 1974, the MSc degree in 1976, and the PhD degree in 1984 in physics from the Universidad Autónoma de Madrid (Spain). He is a member of IEEE.

Spain. His current research interests include the design of FPGA-based systems, low-power techniques, computer arithmetics, self-timed circuits, and electrical engineering education. He received the electrical engineering degree from the Universidad Nacional de Mar del Plata (Argentine) and the PhD degree in telecommunication engineering from the Universidad Politécnica de Madrid (Spain) in 1985 and 1996, respectively.



Eduardo I. Boemo is a titular professor of ASIC design at the School of Computer Engineering of the Universidad Autónoma de Madrid,

■ Send comments and questions about this article to Eduardo Boemo, School of Computer Engineering, Office B-430, Universidad Autónoma de Madrid, Ctra. de Colmenar Km. 15, 28049 Madrid, Spain.